Abstract. Software and hardware design of complex systems is becoming difficult to maintain and more time and effort are spent on verification than on construction. One of the reason is the number of constraints that must be hold by the system. Recently, Formal methods such as probabilistic approaches gain a great importance in real-time systems verification including avionic systems and industrial process controllers. In this paper, we propose a probabilistic verification framework of SysML state machine diagrams extended with time and probability features. The approach consists of mapping a SysML state machine diagrams to PRISM input language. To ensure the correctness of proposed approach, we capture the semantics of both SysML state machine diagrams and their generated PRISM code. We demonstrate the approach efficiency by analyzing PCTL temporal logic on ATM case study.
Introduction
Constraints on system design in terms of functionality, performance, availability, reliability and time to market are becoming more stringent. Therefore, the design and implementation of successful systems, represents the prime concerns of systems engineering (SE) but reveals several challenges [9] . Indeed, from one side the systems are becoming increasingly complex, in the other side the market pressure for rapid development of these systems makes the task of their designs a challenge. Thus, the evaluation and the correctness of systems at early stage of design reduces the design cost such as maintenance time and effort. Recently, the need of automated verification techniques to cope with errors is imminent, especially when time and probability are incorporated.
The probabilistic verification is used to verify systems whose behavior is unpredictable, unreliable, especially stochastic in nature. The verification of such systems can be focused on either qualitative or quantitative properties [4] . Quantitative properties puts the constraints on a certain event, e.g. the probability of processor failure in the next 3 hours is at a least 0.88, while qualitative properties assert that certain event will happen surely (i.e. Probability=1).
In this paper, we are interested in the formal verification of probabilistic systems under time constraints modeled as SysML state machine diagram extended with probability and time features of MARTE profile [13] . The overview of our framework is depicted in Fig. 1 . It takes State machine diagrams and PCTL properties as input. Our approach is based on representing state machine diagram to an equivalent PRISM model (Probabilistic Timed Automata). The PRISM model checker verifies PCTL properties on the resulting model. We extract the adequate semantics model related to state machine diagram then, we present the underling semantics related to the produced PRISM model. Furthermore, we show tht the relation between both semantic preserves the satisfiability of PCTL properties.
The remainder of this paper is structured as follows: Sect. 2 discusses the related work. Section 3 describes SysML state machine diagram. Sections 4 and 5 provide syntax and semantic meaning of probabilistic and timed state machine diagrams. The syntax and semantics of PRISM Model Checker is presented in Sect. 6 . Section 7 provides a mapping mechanism from state machine diagram into the input language of the probabilistic model checker PRISM. The approach soundness is proved in Sect. 8. Section 9 illustrates the application of our mapping rules on Automatic Teller Machine (ATM) case study. Section 10 draws conclusions and lays out the future works. 
Related Work
In this section, we present the recent works related to the verification of behavioral models then we compare them with our proposed approach. Doligalski and Adamski [8] propose a verification and simulation of UML State Machine. For this purpose, two mapping mechanisms are defined. The first consists on mapping the original model to Petri network for verification according the requirements. However, probability and time verification are not considered. When the requirements are satisfied, the second mapping occurs to generate VHDL or Verilog description for simulation. Huang et al. [11] propose a verification of SysML State Machine Diagram by extending the model with MARTE [13] features to express the execution time. The tool has as input the State Machine Diagram and as output timed automata expressed in UPPAAL syntax [5] . UPPAAL uses Computational Tree Logic (CTL) properties to check if the model is satisfied with liveness and safety properties. Ouchani et al. [17] propose a verification framework of SysML activity diagram. The authors address a subset of SysML activity diagram artifacts with control flow. The different artifacts have been formalized and mapping algorithm has been proposed to translate these artifacts to PRISM input language. The transformation result is a probabilistic automata to be checked by PRISM. Timing verification is not considered. Kaliappan et al. [12] propose a verification approach for system workflow especially in communication protocol. The approach takes as input three UML diagrams: state machine diagram, activity diagram and sequence diagram. State machine diagram or activity diagram is converted into PROMELA code as a protocol model and its properties are derived from the sequence diagram as Linear Temporal Logic (LTL). Pajic et al. [18] develop a framework for verification and generation of real time applications either in C/C++code for software or in Hardware description language (HDL) like VHDL or Verilog. The focus of the work is a development of model translation tool from UPPAAL [5] to Stateflow (UPP2SF). The checked UPPAAL model is translated to Stateflow using Simulink which provides full support for C/C++ and HDLs. Ando et al. [3] propose a verification approach of SysML state machine diagram. The diagrams are translated to communication sequential process description (CSP) and they apply the PAT [20] model checker to check the CSP models against the LTL properties. The paper proposes a mapping rules of different state machine artifacts. However, time and probability are not addressed.
Compared to the existing works Table 1 , our contribution improves the verification of SysML State Machine diagram by extending state machine with elements of UML MARTE profile to support time and probability. From the comparison, we observe that few of them formalize the behavioral model and prove the soundness of their proposed verification approaches. Moreover, our verification framework is efficient as it preserves all properties. [1] . Figure 2 shows the set of interesting artifacts used for verification in this paper. The behavior of a state machine is specified by a set of regions, each of which defines its own set of states. The states in any one region are exclusive; that is, when the region is active, exactly one of its substates is active. A region starts (resp. stops) executing when it initial (resp. final) pseudo-state becomes active. When a state is entered, an (optional) entry behavior is executed. Similarly on exit, an optional exit behavior is executed. While in a state, a state machine can execute a do behavior. Transitions are defined by triggers, guards, and effects. The trigger cause a transition from the source state when the guard is valid, and the effect is a behavior executed once the transition is triggered (opac behavior). In addition, the control nodes supports a junction, choice, join, fork, terminate and history pseudo-state node. A junction splits an incoming transition into multiple outgoing transitions realizes a static conditional branch, as opposed to a choice pseudo-state which realizes a dynamic conditional branch. To illustrate how a probability value is specified, the transition leaving choice nodes are annotated with the GaStep stereotype using the element prob of MARTE profile [13] . The time is specified by applying the stereotype resourceU sage with element execT ime to specify the maximum and the minimum value of the time duration written as (value, unit, min/max), where min, max are integer values. We present in Definition 1, the formal definition of Probabilistic and timed SMD. Then, we propose a property that explains the state transition in SMD. -i is the initial node, -fin = { , ×} is the set final nodes, -N is a finite set of state machine nodes, -X is a set of clocks, -E is a set of events, -Inv : N → N is the invariant constraint that represents the maximum clock value supported by state clock, -Enab: N → N is an enabling condition that represent the minimum clock value for state transition, -Prob :
is a probabilistic transition function that assigns for each state s ∈ N and α ∈ E a discrete probability distribution μ ∈ Dist(2 x × N ).
Property 1.
There are two possible ways in which a SMD can proceed by taking a transition (State transition) or by letting time progress while remaining in a state (Delay transition):
. 
Syntax
Based on the SysML textual specification standard [1] , we formalize SysML state machine diagrams by developing a calculus called State Machine Calculus (SMC) which is proposed in Fig. 3 that offers more flexibility than the graphical notation defined in the standard. In Table 2 , each state machine diagram artifact is represented formally by its related SMC term. In SMC syntax, two main syntactic concepts are defined: marked and unmarked terms. A marked term is typically used to denote a reachable configuration. A configuration is characterized by the set of tokens locations in a given term. An unmarked SMC term corresponds to the static structure of the diagram.
To support tokens we augment the "Over bar" operator with integer value n such that the N n denotes the term N marked with n tokens. Furthermore, we use a prefix label l : for each node to uniquely reference it in the case of a backward flow connection. Particularly, labels are useful for connecting multiple incoming flows towards junction and join nodes. Let L be a collection of labels ranged over by l; l 0 ; l 1 ,.. and N be any node (except initial) in the SMD. We write l :N to denote a l -labeled state N . It is important to note that nodes with multiple incoming edges (e.g. join and junction) are visited as many times as 
Semantics
For the workflow observation on SMD, we use structural operational semantics [14] and [15] to formally describe how the computation steps of SMC atomic terms take place. An element α is the label of the event triggering state transition, x(y) inputs an object name on x and stores it in y to represent the effects of transition and τ represents a silent event. An element t is the time for state transition and p is a probability value such that p ∈]0, 1[ . The general form of a transition is S
t,α/b(y)
− −−−− → p S . The probability value specifies the likelihood of a given transition to occur and it is denoted by P (S, t, α, S ) where min ≤ t ≤ max (max, min ∈ N). The case of p = 1 presents a non-probabilistic transition and it is denoted simply by S t,α − − → S . For simplicity, we denote by S[N ] to specify N as a sub-term of S and by |S| to denote a term S without tokens. For the call behavior case of s ↑ N , we denote S[s ↑ N ] by S ↑ s N and "*" is used to refers to the recent active substate in the state in case of shallow history. In the sequel, we describe the operational semantic rules of the SMC calculus.
This axiom introduces the execution of S by putting a token on i.
This axiom propagates the token in the marked term i into its outgoing N .
. This axiom propagates the token from the global marked term to s.
When event occurs; this axiom propagates the token from the marked term s to N after t time units and the effect b(y) inputs a name on b and stores it in y.
N . This axiom propagates the token from the global marked term to s.
The derivation rule Ax-6 finishes the execution of a call behavior and moves the token to the succeeding term N . Ax-7
The derivation rules Ax-7 and Ax-8 present the effect on s ↑ S n when S or N executes an action a with a probability p. Ax-8
Ax-SUB
The derivation rule Ax-SUB finishes the execution of "Sub" behavior and moves the token to the EXIT behavior.
Ax-HIST
Ax-HIST is a shallow history; backs to the most recent active substate of its containing state.
FRK-1 ∀n
The FRK-1 axiom shows the multiplicity of the arriving tokens according to the outgoing sub-terms. FRK-2
. The FRK-2 derivation rule illustrates the changes on a fork term when its outgoing trigger a state.
CHOICE-1 ∀n
. The axiom CHOICE-1 describes a non-probabilistic choice where a token flows through the edge satisfying its guard.
CHOICE-2 ∀n
. The axiom CHOICE-2 describes a probabilistic decision where a token flows through the edge satisfying its guard with probability p.
n . MRG-1 is a transition with a probability of value 1 to put a token coming from the sub-term N on a junction labeled by l. g1, N1, y, g2, N2) n . MRG-2 is a transition with a probability of value 1 to present a token flowing from a junction labeled by l to the sub-term N 1 an the guard g 1 is true. g1, N1, y, g2, N2) , lx]. MRG-3 shows the junction enabled when token arrived at one of its pins.
JOIN-1
n . JOIN-1 represents a transition with a probability of value 1 to activate the pin x in a join labeled by l'.
JOIN-2 represents a transition with a probability of value 1 to move a token in join to the sub-term N . 
JOIN-3

PRISM Formalization
In this section, our formalization focus on probabilistic timed automata (PTA) that extends the standard probabilistic automata (PA). The PRISM model checker supports the PTA with the ability to model real-time behavior by adding real-valued clocks (i.e. clocks variable) which increases with time and can be reset (i.e. updated).
A Timed Probabilistic System (TPS) that represents a PRISM program (P) is composed of a set of "m" modules (m > 0). The state of each module is defined by the evaluation of its local variables V L . The global state of the system is defined as the evaluation of local and global variables: V=V L ∪ V G . The behavior of each module is described as a set of statements in the form of:
[act]guard → p 1 : u 1 .. + p n : u n , which means, for the action act if the guard g is true, then, an update u i is enabled with a probability p i . The update u i is a set of evaluated variables expressed as conjunction of assignments ( 
Definition 2.
A PRISM command is a tuple c = < a, g, u >.
-act is an action label. -guard is a predicate over V.
The set of commands are associated with modules that are parts of a system and it definition is given in Definition 3. 
PRISM Semantics
The probabilistic timed automata of a PRISM program P is based on the atomic semantics of a command C denoted by [[c] ]. The latter is a set of transitions defined as follows:
The stepwise behavior of PRISM is described by the operational semantic as follows:
This axiom presents a loop in a state without changing variables evaluations. It can be applied to avoid a deadlock.
) UPDATE axiom describes the execution of a simple assignment for a given variable v i . Its evaluation is updated
and PRB-UPD2 describe probabilistic updates.
ENB-CMD1
V |=g,Inv(V )
V,M([a]g→pi:ui)
→μ ENB-CMD1 enables the execution of a probabilistic command.
ENB-CMD2
ENB-CMD2 enables the execution of a command in a module. 
ENB-CMD3
V |=g,Inv(V ) V g ,Inv (V ) V,[a]g→u;[a ]g →u a → V ([[u]]),
Property Specification in PRISM
In order to perform model-checking, a property should be specified. We selected PCTL to express such property. Formally, its syntax is given by the following BNF grammar:
Where "ap" is an atomic proposition, P is a probabilistic operator. p ∈ [0, 1] and " "∈ <, ≤, >, ≥. Bound until means that a state satisfying ϕ2 is eventually reached and that, at every time-instant prior to that, ϕ1 is satisfied. The time-bounded variant has the same meaning, where the occurrence of ϕ2 occur within time k. To specify the satisfaction relation of a PCTL formula a class of adversaries (Adv) has been defined [16] to solve the nondeterminism decision.
The Verification Approach
This section describes the transformation of SysML state machine diagrams S into a PTA written in PRISM input language. Listing. 1 propose a mapping function Γ that takes as input the SMC terms defined in Table 2 to produce a PRISM commands. The action label of a command is the label of its related term n. The guard of this command depends on how the term is activated and minimal clock valuation. The flag related to the term is its label l that is initialized to false except for the initial node it is true which conforms to the premise of the SMC rule Ax-1. The updates of the command deactivate the propositions of the term, activate that ones related to its successors, reset the clock variable of its successors. The functions L(n), Start(S i ) and E (S i ), return the label of the initial term n , the initial and final term of S i , respectively. Each PRISM code generated for each state machine diagram starts from module S i and terminates with endmodule. The call of substates transitions (line 30 and 31) synchronize with the initial (line 42) and the final (line 44) transition, respectively to enable the internal transitions of substate. The final transition (line-38) reset the local variables to false. However, the PTA model in PRISM model checker does not support the shared variables. To overcome, we use the implication operator to set the proposition to true as shown in line 31 and line 42. The clock variable x is used as guarded condition for state successors activation. In line 34,
Listing 1. PRSIM Commands Generation
The Transformation Soundness
Our aim is to prove the soundness of the transformation algorithm Γ by showing that the proposed algorithm preserves the satisfiability of PCTL properties. Let S be a SMC term and M S is its corresponding PTA constructed by the SMD operational semantics denoted by S such that X (S) = M S . For the program P resulting after transformation rules, Let M p its corresponding PTA constructed by PRISM operational semantics denoted X such that X (P) = M P . As illustrated in Fig. 4 , proving the soundness of Γ algorithm is to find the adequate relation R between M S and M P .
To define the relation M S RM P , we have to establish a step by step correspondence between M S and M P . First, we introduce the notion of the timed probabilistic bisimulation relation [6, 19] in Definitions 6 and 7. This relation is based on the probabilistic equivalence relation R defined in Definition 5 where δ/R denotes the quotient space of δ with respect to R and ≡ R is the lifting of R to a probabilistic space.
Definition 5 (The equivalence ≡ R ).
If R is an equivalence on δ, then the induced equivalence ≡ R on Dist(δ ×2 x ) is given by:
Definition 6 (Timed Probabilistic Bisimulation Relation).
A binary relation R over the set of states of PTAs is timed bisimulation iff whenever s 1 Rs 2 , α is an event and d is a delay: For our proof, we stipulate herein the mapping relation R denoted by M S RM P between a SMC term S and its corresponding PRISM term P.
Definition 11 (Mapping Relation).
The relation M S RM P between a SMC term S and a PRISM term P such that Γ (S) = P is a timed probabilistic bisimulation relation.
Finally, proving that Γ is sound means showing the existence of a timed probabilistic bisimulation between M S and M P .
Lemma 1 (Soundness).
The mapping algorithm Γ is sound, i.e. M S ∼ M P .
Proof 1:
We prove M S ∼ M P by following a structural induction on SMC terms and their related PRISM terms. For that, let e 1 , e 1 ∈ X S and e 2 , e 2 ∈ X P . We distinguish the following cases where L(s) takes different values:
From the obtained results, we found that μ(e 1 , d) = μ(e 2 , d ) = 1 then e 1 ∼ e 2 . In addition, the unique initial state of M S is always corresponding to the unique initial state in M P . By studying all SMC terms, we find that M S ∼ M P , which confirms that Lemma 1 holds.
In the following, we show that the mapping relation preserves the satisfiability of PCTL properties. This means, if a PCTL property is satisfied in the resulting model by a mapped function Γ then it is satisfied by the original one.
Proposition 1 (PCTL Preservation). For two PTAs
M S and M P such that Γ (S) = P where M S ∼ M P . For a PCTL property φ, then: (M S φ) ⇐⇒ (M P φ).
Proof 2:
The preservation of PCTL properties is proved by induction on the PCTL structure and its semantics. Since M S ∼ M P and by relying to the semantics of each PCTL operator ζ ∈ {U, U ≤k , F, P p }, we find that (M S ζ) ⇐⇒ (M P ζ) which means: (M S φ) ⇐⇒ (M P φ).
Case Study
In the following, we present a case study [7] describing an automated teller machine (ATM). We perform the verification of this design with respect to predefined properties including time constraints and [2] is the corresponding generated code.
The ATM interacts with a potential customer (user) via a specific interface and communicates with the bank over an appropriate communication link. A user that requests a service from the ATM has to insert an ATM card and enter a personal identification number (PIN). The card number and the PIN need to be sent to the bank for validation. If the credentials of the customer are not valid, the card will be ejected. Otherwise, the customer will be able to carry out one or more transactions (e.g., cash advance or bill payment). The card will be retained in the ATM machine during the customers interaction until the customer wishes for no further service. Figure 5 shows the SysML state machine diagram of the ATM system. ATM state machine encloses four substates: IDLE, Verification, Eject, and Operation. The IDLE is the default initial substate of the top state. The Verification state represents the verification of the cards validness and authorization. VerifiyCard and VerifyPin substates have interval time ]3s, 5s [,] 4s, 5s[ respectively (s for seconds). The SMD could let time progress while remaining in VerifiyCard and VerifyPin states until 5 seconds and the transition is triggered or the transition is triggered just after both states minimal time is attained (after time progress). The probability to get pin and card validated is 0.7 and 0.8, respectively. The Eject state depicts the phase of termination of the users transaction. The Operation state is a composite state that capture several functions related to banking operations. These are the Selectaccount, Payment, and Transaction. When Selectaccount is active, and the user selects an account, the next transition is enabled and the Payment is entered. The Payment state has two substates; for cash advancing and bill payment. It represents a two-item menu. Finally, the Transaction state captures the transaction phase and includes three substates: CheckBal for checking the balance, Modify for modifying the amount, if necessary, and Debit for debiting the account. Each one of the Payment and Transaction states contains a shallow history pseudostate. If a transition targeting a shallow history pseudostate is fired, the most recently active substate in the composite state containing the history connector is activated.
In order to check the correctness of the ATM system, we propose to verify two functional requirements at specific time or at different time stamps k. They are expressed in PCTL as follows:
1. The maximum probability value that the modification occurs during the Bill Payment after k=5 time units: P max =?[F ≤k (BillP AY & Modify))]. 2. The maximum probability value to get the card and pin validated after k time units: P max =?[F ≤k (CardV ALID & P inV ALID )].
The maximum probability value for the modification that occurs during the Bill payment is equal to 0.3 when k equal to 5 (time units). The verification results of the second property are shown in Fig. 6 . After 4 time units (seconds), the verification results converge to 0.3. However, the verification time for the first property took 246.3 s due to the state explosion during the model checking. 
Conclusion
In this paper, we presented a formal verification approach of probabilistic systems modeled by using SysML state machine diagram. For this purpose, the approach maps state machine into the input language of the probabilistic model checker PRISM. We proposed a calculus dedicated to this diagram that captures precisely their underlying semantics. In addition, we formalized PRISM language by showing its semantics. Thus, we proved the soundness of our proposed approach by defining adequately the relation between the semantics of the mapped diagrams and the resulting PRISM models. In addition, we proved the preservation of the satisfiability of PCTL properties. Finally, we have shown the effectiveness of our approach by applying it on a case study representing an ATM state machine diagram where time and probability are evaluated using PCTL properties. The presented work can be extended in the following two directions. First, we want to transform our behavioral diagram to its equivalent HDL (hardware description language) code for RTL verification. Second, we want to validate our approach on different real case studies.
